JEITA EDR-7317
Design guideline of integrated circuits for Surface Vertical Package (SVP)
Date Published:
1998-05-01
Status:
Valid
Japanese:
Japanese 22pages
JPY 6,400 ( JPY 6,400excl. tax )
- Standard Abstract
-
This technical report is about the design guideline of integrated circuits for surface vertical package (SVP).More
| ICS | |
|---|---|
| Corresponding Standards |
Explanation of Equivalency
|
| Referenced JIS Stantards | |
| Referenced Stantards | |
| Remarks | Former No. ED-7424 |